View SAA5233_3108075.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

d a t a sh eet objective speci?cation file under integrated circuits, ic02 june 1994 integrated circuits philips semiconductors SAA5233 dual standard pdc decoder
june 1994 2 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 features digital data slicer acquisition and decoding of vps data (ebu pdc system a) acquisition and decoding of teletext packet 8/30/2 data (ebu pdc system b) separate storage of vps data and packet 8/30/2 allowing dual standard pdc decoders i 2 c-bus interface with automatic word address increment programmable interrupt for data received programmable error level detection single +5 v power supply. general description the SAA5233 is a dual standard program delivery control (pdc) decoder, allowing the reception and decoding of both vps data (ebu pdc system a) and teletext packet 8/30/2 data (ebu pdc system b). it is intended for use in european video recorders which are manually programmed, so that they receive broadcast real time switching signals for accurate timing of program recording. quick reference data ordering information symbol parameter min. typ. max. unit v dd supply voltage 4.5 5.0 5.5 v i dd supply current - 30 45 ma f clk crystal input frequency - 27 - mhz v sync cvbs sync voltage amplitude 0.1 0.3 0.6 v v vid(p-p) cvbs video voltage amplitude (peak-to-peak value) 0.7 1.0 1.4 v t amb operating ambient temperature - 20 - +70 c t stg storage temperature - 55 - +125 c type number package pins pin position material code SAA5233p 16 dip16 plastic sot38-1 SAA5233t 20 so20l plastic sot163-1
june 1994 3 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 block diagram fig.1 block diagram; pin numbers for dip16. handbook, full pagewidth i c bus interface 2 interrupt control memory interface and ram teletext and vps control 8/30/2 acquisition and decoding data slicer and clock regenerator vps acquisition and decoding pll and timing power on reset 27 mhz oscillator and divider analogue to digital converter input clamp and sync separator 27 mhz 13.5 mhz 1.125 mhz scl sda 12 13 14 ad int v dd v ss1 15 4 5 v ss2 9 v ss3 v ss4 v ss5 10 11 16 oscout oscin oscgnd cvbs black iref 3 2 1 8 7 6 mlb725 SAA5233
june 1994 4 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 pinning symbol pin description dip16 so20l cvbs 1 1 composite video input black 2 2 video black level storage pin n.c. - 3 not connected iref 3 4 reference current input v dd 4 5 +5 v supply v ss1 5 6 0 v ground 1 (main ground pin) oscout 6 7 27 mhz crystal oscillator output n.c. - 8 not connected oscin 7 9 27 mhz crystal oscillator input oscgnd 8 10 27 mhz crystal oscillator ground v ss2 9 11 0 v ground 2; connect to v ss1 v ss3 10 12 0 v ground 3; connect to v ss1 n.c. - 13 not connected v ss4 11 14 connect to v ss1 in normal operation scl 12 15 serial clock open-drain input for i 2 c-bus sda 13 16 serial data open-drain input/output for i 2 c-bus i.c. - 17 internally connected; do not connect in normal operation ad 14 18 programmable i 2 c-bus address bit input int 15 19 interrupt open-drain output v ss5 16 20 connect to v ss1 in normal operation fig.2 pin configuration; dip16. handbook, halfpage 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 scl sda ad int v dd v ss1 v ss2 v ss3 v ss4 v ss5 oscout oscin oscgnd cvbs black iref SAA5233 mlb726 fig.3 pin configuration; so20l. handbook, halfpage 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 scl sda ad int v dd v ss1 v ss2 v ss3 v ss5 v ss4 oscout oscin oscgnd cvbs black n.c. n.c. n.c. i.c. iref SAA5233 mlb727
june 1994 5 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 limiting values in accordance with the absolute maximum rating system (iec 134). symbol parameter min. max. unit v dd supply voltage - 0.3 +6.5 v v imax maximum input voltage (any input) - 0.3 v dd + 0.3 v v omax maximum output voltage (any output) - 0.3 v dd + 0.3 v i iomax maximum dc input or output diode current - 20 ma i omax maximum output current (any output) - 10 ma t amb operating ambient temperature - 20 +70 c t stg storage temperature - 55 +125 c
june 1994 6 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 quality and reliability this device will meet the requirements of the philips semiconductors general quality specification snw-fq-611e in accordance with quality reference pocketbook (order number 9398 510 34011) . the principal requirements are as shown in tables 1 to 4. group a table 1 acceptance tests per lot. group b table 2 processability tests (by package family). group c table 3 reliability tests (by process family). table 4 reliability tests (by device type). note to tables 1 to 4. 1. ppm = fraction of defective devices, in parts per million. ltpd = lot tolerance percent defective. fpm = fraction of devices failing at test condition, in failures per million. fits = failures in time standard. test requirements (1) mechanical cumulative target: < 100 ppm electrical cumulative target: < 100 ppm test requirements (1) solderability < 7% ltpd mechanical < 15% ltpd solder heat resistance < 15% ltpd test conditions requirements (1) operational life 168 hours at t j = 150 c < 1500 fpm; equivalent to < 100 fits at t j =70 c humidity life temperature, humidity, bias (1000 hours, 85 c, 85% rh or equivalent test) < 2000 fpm temperature cycling performance t stg(min) to t stg(max) < 2000 fpm test conditions requirements (1) esd and latch-up esd human body model 2000 v; 100 pf; 1.5 k w < 15% ltpd esd machine model 200 v; 200 pf; 0 w < 15% ltpd latch-up 100 ma; 1.5 v dd (absolute maximum) < 15% ltpd
june 1994 7 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 characteristics v dd = 4.5 to 5.5 v; v ss =0v; t amb = - 20 to +70 c; unless otherwise speci?ed. symbol parameter conditions min. typ. max. unit supplies v dd supply voltage 4.5 5.0 5.5 v i dd supply current - 30 45 ma inputs cvbs v sync sync voltage amplitude 0.1 0.3 0.6 v v vid(p-p) video voltage amplitude (peak-to-peak value) 0.7 1.0 1.4 v v dat(text) teletext data voltage amplitude 0.30 0.46 0.70 v v dat(vps) vps data voltage amplitude 0.30 0.50 0.70 v z source source impedance -- 250 w z i input impedance 2.5 5.0 - k w c i input capacitance -- 10 pf iref r gnd resistor to ground - 27 - k w v iref input reference voltage - 0.5v dd - v ad v il low level input voltage - 0.3 - +0.3v dd v v ih high level input voltage 0.7v dd - v dd + 0.3 v i li input leakage current v i =0tov dd - 10 - +10 m a c i input capacitance -- 10 pf scl v il low level input voltage - 0.3 - +0.3v dd v v ih high level input voltage 0.7v dd - v dd + 0.3 v i li input leakage current v i =0tov dd - 10 - +10 m a c i input capacitance -- 10 pf f clk clock frequency 0 - 100 khz t r input rise time 0.3v dd to 0.7v dd -- 1000 ns t f input fall time 0.7v dd to 0.3v dd -- 300 ns
june 1994 8 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 outputs int ( open - drain output ) v pu pull-up voltage at pin -- v dd v ol low level output voltage i ol = 3 ma 0 - 0.4 v i ol low level output current -- 4.0 ma c l load capacitance -- 400 pf t f output fall time c l = 100 pf; 0.7v dd to 0.3v dd -- 100 ns inputs/outputs black c black storage capacitor to ground - 100 - nf i li input leakage current v i =0tov dd - 10 - +10 m a sda ( open - drain output ) v il low level input voltage - 0.3 - +0.3v dd v v ih high level input voltage 0.7v dd - v dd + 0.3 v i li input leakage current v i =0tov dd - 10 - +10 m a c i input capacitance -- 10 pf c l load capacitance -- 400 pf t r input rise time 0.3v dd to 0.7v dd -- 1000 ns t f input fall time 0.7v dd to 0.3v dd -- 300 ns v ol low level output voltage i ol = 3 ma 0 - 0.4 v t f output fall time c l = 400 pf; 0.7v dd to 0.3v dd -- 200 ns crystal oscillator (oscin; oscout) v osc oscillator voltage amplitude (peak-to-peak value) - 1.0 - v g v small signal voltage gain - 1.0 - c i input capacitance -- 10 pf c fb feedback capacitance - 1 - pf symbol parameter conditions min. typ. max. unit
june 1994 9 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 note 1. after this time the first clock pulse is generated. i 2 c-bus timing (see fig.4) f clk scl clock frequency 0 - 100 khz t buf bus free time between a stop and start 4.7 --m s t hd;sta repeated start hold time note 1 4.0 --m s t low scl clock low time 4.7 --m s t high scl clock high time 4.0 --m s t su;sta set-up time for a repeated start 4.7 --m s t hd;dat data hold time 0 -- ns t su;dat data set-up time 250 -- ns t r sda, scl input rise time 0.3v dd to 0.7v dd -- 1 000 ns t f sda, scl input fall time 0.7v dd to 0.3v dd -- 300 ns t su;sto set-up time for stop 4.0 --m s symbol parameter conditions min. typ. max. unit fig.4 i 2 c-bus timing diagram. a ndbook, full pagewidth mbc764 t buf t f t high t su;dat t su;sto t hd;dat t su;sta t r t low t hd;sta sda scl sda
june 1994 10 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 functional description control of device the function of the device is controlled via the i 2 c-bus. pin ad provides a choice of two alternative addresses. the pdc acquisition section requires little software control apart from enabling the interrupts which occur when data is found. interrupts can be enabled for either teletext packet 8/30/2 or vps and both can be enabled to allow for the presence of both standards being transmitted on the same tv channel. the interrupt register is accessed as address 01 write, see section register 01: interrupt (reset state x00x xxxx). when an interrupt is signalled, a bit is set in the status register to indicate its source. information about the received pdc data is given in the status register d5 and d6. the microcontroller must service the data received interrupts within 40 ms (vps) or 200 ms (teletext packet 8/30/2), since new data may be written after this period. the status register is accessed as address 00 read; see section register 00:control/status (reset state xxx0 xx00). when the status register has been read the data received flags and interrupt signal are reset. data of both types is constantly received and stored, but can be selectively acquired by setting bits d1 and d0 of the control register. this allows acquisition of only teletext packet 8/30/2 on every vbi line or only vps data on every vbi line. the control register is accessed as address 00 write, see section register 00:control/status (reset state xxx0 xx00). storage of pdc data the pdc data memory is accessed at address 02 (hex) to 31 (hex). the exact addresses of teletext packet 8/30/2 and vps data is shown in table 5. t eletext data the teletext packet 8/30/2 data is stored after hardware hamming correction. there are 4 data bits stored in the lower nibble of each byte in address 11 (hex) to 1d (hex); see table 13, in the order shown in table 5. the status message, which is odd parity coded, is stored as a byte which represents a teletext character in address 1e (hex) to 31 (hex); see table 14. vps data the vps data from line 16 is stored in register address 02 (hex) to 0f (hex) in the order shown in table 5. vps data is biphase decoded and stored with 4 data bits stored in the lower nibble of each byte, in the same way as teletext packet 8/30/2 data; see tables 11 and 12. in addition to the vcr data, word 4 (program source identification, ascii sequential) is stored, which may be useful for future applications. the stored data is read via the i 2 c-bus in the normal way. multiple reception/majority error correction of the data is the responsibility of the control software, the device simply stores the data as transmitted after hamming or biphase decoding. as both vps and teletext packet 8/30/2 signals are stored separately, it is possible to deal with future situations where both ebu pdc system a and ebu pdc system b transmissions may be present on the same tv channel, the defaults and level of service being chosen by the software control. error indication indication of errors in the received data is given in two ways and is programmable by setting bit d4 in the control register. the first is a flag to indicate hamming or biphase errors and is stored with the related data in bit 0 of the upper nibble of the data byte. the second is no interrupt which is sent to the microcontroller but the data signal quality bit (d7) is set. the level of interrupt is controlled by the interrupt error level bit which is d4 of the control register. if this bit is not set then an interrupt only occurs if an error free line of either teletext packet 8/30/2 or vps data is received and stored in ram. if this bit is set then an interrupt occurs if the correct framing code and teletext packet header 8/30/2 is found, or the correct start code for vps data is found. the data is then stored in the ram with any errors indicated in the upper nibble. this may be used by more sophisticated software, which could decide the importance of an error in a particular nibble. i 2 c-bus interface f eatures standard i 2 c-bus slave transceiver operates from 0 to 100 khz acknowledge function is performed auto-increment between registers and direct addressing selectable i 2 c-bus slave address dependent on address pin ad.
june 1994 11 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 register map the data received when address locations 00 (hex) to 31 (hex) are read or written is shown in table 5. table 5 register map. note 1. for the address range 02h to 0fh, even addresses hold the least significant nibble and odd addresses hold the most significant nibble. bxx refers to byte definitions, ebu specification of the domestic video pdc system. address (hex) data (1) addressing 00 control/status direct 01 interrupt direct 02 vps b5 direct/auto-increments to 03 03 vps b5 direct/auto-increments to 04 04 vps b11 direct/auto-increments to 05 05 vps b11 direct/auto-increments to 06 06 vps b12 direct/auto-increments to 07 07 vps b12 direct/auto-increments to 08 08 vps b13 direct/auto-increments to 09 09 vps b13 direct/auto-increments to 0a 0a vps b14 direct/auto-increments to 0b 0b vps b14 direct/auto-increments to 0c 0c vps b15 direct/auto-increments to 0d 0d vps b15 direct/auto-increments to 0e 0e vps b4 direct/auto-increments to 0f 0f vps b4 stop value 10 - direct 11 8/30/2 b13 direct/auto-increments to 12 12 8/30/2 b14 direct/auto-increments to 13 13 8/30/2 b15 direct/auto-increments to 14 14 8/30/2 b16 direct/auto-increments to 15 15 8/30/2 b17 direct/auto-increments to 16 16 8/30/2 b18 direct/auto-increments to 17 17 8/30/2 b19 direct/auto-increments to 18 18 8/30/2 b20 direct/auto-increments to 19 19 8/30/2 b21 direct/auto-increments to 1a 1a 8/30/2 b22 direct/auto-increments to 1b 1b 8/30/2 b23 direct/auto-increments to 1c 1c 8/30/2 b24 direct/auto-increments to 1d 1d 8/30/2 b25 direct/auto-increments to 1e 1e status message direct/auto-increments to 1f : : direct/auto-increments 31 status message stop value
june 1994 12 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 register 00:control/status (reset state xxx0 xx00) register 00 is split into two parts. the control part (write only) consisting of bits d4, d1 and d0 and status part (read only) consisting of bits d7 to d5. table 6 register 00. table 7 register 00 bit description. table 8 selection of teletext packet 8/30/2 data or vps data. d7 d6 d5 d4 d3 d2 d1 d0 -- - iel -- acq 8/30/2 acq vps dsq 8/30/2 rf vps rf ----- symbol bit function iel d4 interrupt error level. when logic 0, signal only completely valid data lines from teletext packet 8/30/2 received and vps received flags. when logic 1, signal valid framing code and teletext packet header 8/30/2 received or valid start codeword for vps received. acq 8/30/2 acq vps d1 d0 acquire 8/30/2. acquire vps. allows selective decoding of either teletext packet 8/30/2 data or vps data. if both are set to the same value the system automatically selects the format being transmitted (see table 8). dsq d7 data signal quality. when logic 1, good teletext or vps data signal is being received. when logic 0, no teletext or vps data signal is being received. 8/30/2 rf d6 8/30/2 received flag. when logic 1, and iel (d4) = logic 0 an error-free teletext packet 8/30/2 has been received, hamming decoded and stored in the ram. when logic 1, and iel(d4) = logic 1 a teletext packet with a valid framing code and 8/30/2 header has been received, hamming decoded and stored in ram. when logic 0 no teletext packet 8/30/2 data received. vps rf d5 vps received flag. when logic 1, and iel(d4) = logic 0, an error-free vps data line has been received, biphase decoded and stored in the ram. when logic 1, and iel(d4) = logic 1 a vps data line with valid start code has been received, biphase decoded and stored in ram. when logic 0 no vps data received. acq 8/30/2 acq vps function 0 0 use automatic selection algorithm for line 16 0 1 acquire only vps data on every vbi line 1 0 acquire only 8/30/2 data on every line 16 1 1 use automatic selection algorithm for line 16
june 1994 13 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 register 01: interrupt (reset state x00x xxxx) register r01 is write only. table 9 register 01. table 10 register 01 bit description. register 02 to 0f (hex): vps data bytes a single vps data bytes is stored as two memory bytes, the least significant nibble of both memory bytes is the data making up the single vps data byte. the most significant nibble of each memory byte is used to indicate a biphase error in the least significant nibble. this is indicated by the least significant bit being set, the top three bits are not used and are fixed to logic 0 (see table 11). table 11 vps data bytes. note 1. equivalent to vps b5 0101 1100 (msb to lsb). table 12 register 02. register 11 to 1d (hex): teletext packet 8/30/2 data bytes data is stored as single bytes. the four least significant bits represent the data. the fifth bit if set indicates a hamming error in the stored data. the top three bits of the byte are not used and are fixed to logic 0. table 13 register 11. d7 d6 d5 d4 d3 d2 d1 d0 - 8/30/2 ie vps ie ----- symbol bit function 8/30/2 ie d6 8/30/2 interrupt enable. this allows the reception of teletext packet 8/30/2 data to be signalled on the int pin. when logic 0 reception of teletext packet 8/30/2 data is not signalled on int pin. when logic 1 reception of teletext packet 8/30/2 data is signalled on int pin. vps ie d5 vps interrupt enable. this allows the reception of vps data to be signalled on the int pin. when logic 0 reception of vps data is not signalled on int pin. when logic 1 reception of vps data is signalled on int pin. address (hex) register data 02 vps b5 least signi?cant nibble 0000 1100 (1) 03 vps b5 most signi?cant nibble 0000 0101 (1) d7 d6 d5 d4 d3 d2 d1 d0 --- biphase error bit data bit 3 data bit 2 data bit 1 data bit 0 d7 d6 d5 d4 d3 d2 d1 d0 --- hamming error bit data bit 3 data bit 2 data bit 1 data bit 0
june 1994 14 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 register 1e to 31d (hex): status display message data is stored as bytes which represent a teletext character. the data is odd parity checked, if a parity error occurs this causes the byte not to be written to the ram. the msb is not used and is fixed to logic 0. table 14 register 11. d7 d6 d5 d4 d3 d2 d1 d0 - data bit 6 data bit 5 data bit 4 data bit 3 data bit 2 data bit 1 data bit 0 i 2 c-bus slave address the slave address for the device can take one of two values dependent on the state of the input pin ad. table 15 device address. note 1. where x is the r/ w bit. i 2 c-bus increment the i 2 c-bus will also increment between registers as listed in table 16 ad slave address 0 0010 001x (1) 1 0010 000x (1) table 16 increment between registers . addressing any register in either of these ranges will initialize an increment until the final stop value provided each byte is acknowledged by the receiver. initialization during power-up the device has an internal power-on reset unit which is used to reset the i 2 c-bus interface to be a slave transceiver. it also initializes the device to receive only completely valid teletext packet 8/30/2 and vps data. the interrupt signals for both teletext packet 8/30/2 and vps are disabled. address contents 02 to 0f (hex) vps data bytes 11 to 31 (hex) teletext packet 8/30/2 data bytes and status display message
june 1994 15 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 application information table 17 crystal characteristics. symbol parameter typ. max. unit crystal (27 mhz, 3rd overtone) c1 series capacitance 1.7 - pf c0 parallel capacitance 5.2 - pf c l load capacitance 20 - pf r r resonance resistance - 50 w r1 series resistance 20 -w x a ageing - 5 10 - 6 year - 1 x j adjustment tolerance - 25 10 - 6 x d drift - 25 10 - 6 (1) i 2 c-bus address 0010 001r/ w. handbook, full pagewidth scl sda 12 13 14 ad int v dd v ss1 15 4 5 v ss2 9 v ss3 v ss4 v ss5 10 11 16 oscout oscin oscgnd cvbs black iref 3 2 1 8 7 6 mlb728 100 nf 100 nf 100 nf 33 m f 100 nf 5 v video input 27 k w 10 pf 15 pf 4.7 m h 27 mhz 3rd overtone 3.3 k w i c bus to microcontroller 2 4.7 k w 220 w 5 v int to microcontroller SAA5233 (1) fig.5 application diagram; dil16.
june 1994 16 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 package outlines fig.6 plastic dual in-line package; 16 leads (300 mil); dip16, sot38-1. dimensions in mm. handbook, full pagewidth 8.25 7.80 0.32 max 7.62 9.5 8.3 msa254 16 1 9 8 1.4 max 6.48 6.14 22.00 21.35 3.7 max 4.7 max 0.51 min 3.9 3.4 seating plane 0.254 m 0.53 max 2.54 (7x) 2.2 max
june 1994 17 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 fig.7 plastic small outline package; 20 leads; large body; so20l, sot163-1. dimensions in mm. handbook, full pagewidth 7.6 7.4 10.65 10.00 a mbc234 - 1 0.3 0.1 2.45 2.25 1.1 0.5 0.32 0.23 1.1 1.0 0 to 8 o 2.65 2.35 detail a s 13.0 12.6 0.1 s 110 11 20 pin 1 index 0.9 0.4 (4x) 0.25 m (20x) 0.49 0.36 1.27
june 1994 18 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 soldering plastic dual in-line packages b y dip or wave the maximum permissible temperature of the solder is 260 c; this temperature must not be in contact with the joint for more than 5 s. the total contact time of successive solder waves must not exceed 5 s. the device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. if the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. r epairing soldered joints apply a low-voltage soldering iron below the seating plane (or not more than 2 mm above it). if its temperature is below 300 c, it must not be in contact for more than 10 s; if between 300 and 400 c, for not more than 5 s. plastic small-outline packages b ywave during placement and before soldering, the component must be fixed with a droplet of adhesive. after curing the adhesive, the component can be soldered. the adhesive can be applied by screen printing, pin transfer or syringe dispensing. maximum permissible solder temperature is 260 c, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 c within 6 s. typical dwell time is 4 s at 250 c. a modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications. b y solder paste reflow reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement. several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. dwell times vary between 50 and 300 s according to method. typical reflow temperatures range from 215 to 250 c. preheating is necessary to dry the paste and evaporate the binding agent. preheating duration: 45 min at 45 c. r epairing soldered joints ( by hand - held soldering iron or pulse - heated solder tool ) fix the component by first soldering two, diagonally opposite, end pins. apply the heating tool to the flat part of the pin only. contact time must be limited to 10 s at up to 300 c. when using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 c. (pulse-heated soldering is not recommended for so packages.) for pulse-heated solder tool (resistance) soldering of vso packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.
june 1994 19 philips semiconductors objective speci?cation dual standard pdc decoder SAA5233 definitions life support applications these products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify philips for any damages resulting from such improper use or sale. purchase of philips i 2 c components data sheet status objective speci?cation this data sheet contains target or goal speci?cations for product development. preliminary speci?cation this data sheet contains preliminary data; supplementary data may be published later. product speci?cation this data sheet contains ?nal product speci?cations. limiting values limiting values given are in accordance with the absolute maximum rating system (iec 134). stress above one or more of the limiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the speci?cation is not implied. exposure to limiting values for extended periods may affect device reliability. application information where application information is given, it is advisory and does not form part of the speci?cation. purchase of philips i 2 c components conveys a license under the philips i 2 c patent to use the components in the i 2 c system provided the system conforms to the i 2 c specification defined by philips. this specification can be ordered using the code 9398 393 40011.
philips semiconductors philips semiconductors C a worldwide company argentina: ierod, av. juramento 1992 - 14.b, (1428) buenos aires, tel. (541)786 7633, fax. (541)786 9367 australia: 34 waterloo road, north ryde, nsw 2113, tel. (02)805 4455, fax. (02)805 4466 austria: triester str. 64, a-1101 wien, p.o. box 213, tel. (01)60 101-1236, fax. (01)60 101-1211 belgium: postbus 90050, 5600 pb eindhoven, the netherlands, tel. (31)40 783 749, fax. (31)40 788 399 brazil: rua do rocio 220 - 5 th floor, suite 51, cep: 04552-903-s?o paulo-sp, brazil. p.o. box 7383 (01064-970). tel. (011)821-2333, fax. (011)829-1849 canada: integrated circuits: tel. (800)234-7381, fax. (708)296-8556 discrete semiconductors: 601 milner ave, scarborough, ontario, m1b 1m8, tel. (0416)292 5161 ext. 2336, fax. (0416)292 4477 chile: av. santa maria 0760, santiago, tel. (02)773 816, fax. (02)777 6730 colombia: iprelenso ltda, carrera 21 no. 56-17, 77621 bogota, tel. (571)249 7624/(571)217 4609, fax. (571)217 4549 denmark: prags boulevard 80, pb 1919, dk-2300 copenhagen s, tel. (032)88 2636, fax. (031)57 1949 finland: sinikalliontie 3, fin-02630 espoo, tel. (9)0-50261, fax. (9)0-520971 france: 4 rue du port-aux-vins, bp317, 92156 suresnes cedex, tel. (01)4099 6161, fax. (01)4099 6427 germany: philips components ub der philips g.m.b.h., p.o. box 10 63 23, 20043 hamburg, tel. (040)3296-0, fax. (040)3296 213. greece: no. 15, 25th march street, gr 17778 tavros, tel. (01)4894 339/4894 911, fax. (01)4814 240 hong kong: philips hong kong ltd., components div., 6/f philips ind. bldg., 24-28 kung yip st., kwai chung, n.t., tel. (852)424 5121, fax. (852)428 6729 india: philips india ltd, components dept, shivsagar estate, a block , dr. annie besant rd. worli, bombay 400 018 tel. (022)4938 541, fax. (022)4938 722 indonesia: philips house, jalan h.r. rasuna said kav. 3-4, p.o. box 4252, jakarta 12950, tel. (021)5201 122, fax. (021)5205 189 ireland: newstead, clonskeagh, dublin 14, tel. (01)640 000, fax. (01)640 200 italy: philips components s.r.l., viale f. testi, 327, 20162 milano, tel. (02)6752.3302, fax. (02)6752 3300. japan: philips bldg 13-37, kohnan 2 -chome, minato-ku, tokyo 108, tel. (03)3740 5028, fax. (03)3740 0580 korea: (republic of) philips house, 260-199 itaewon-dong, yongsan-ku, seoul, tel. (02)794-5011, fax. (02)798-8022 malaysia: no. 76 jalan universiti, 46200 petaling jaya, selangor, tel. (03)750 5214, fax. (03)757 4880 mexico: philips components, 5900 gateway east, suite 200, el paso, tx 79905, tel. 9-5(800)234-7381, fax. (708)296-8556 netherlands: postbus 90050, 5600 pb eindhoven, bldg. vb tel. (040)783749, fax. (040)788399 new zealand: 2 wagener place, c.p.o. box 1041, auckland, tel. (09)849-4160, fax. (09)849-7811 norway: box 1, manglerud 0612, oslo, tel. (022)74 8000, fax. (022)74 8341 pakistan: philips electrical industries of pakistan ltd., exchange bldg. st-2/a, block 9, kda scheme 5, clifton, karachi 75600, tel. (021)587 4641-49, fax. (021)577035/5874546. philippines: philips semiconductors philippines inc, 106 valero st. salcedo village, p.o. box 2108 mcc, makati, metro manila, tel. (02)810 0161, fax. (02)817 3474 portugal: philips portuguesa, s.a., rua dr. antnio loureiro borges 5, arquiparque - miraflores, apartado 300, 2795 linda-a-velha, tel. (01)14163160/4163333, fax. (01)14163174/4163366. singapore: lorong 1, toa payoh, singapore 1231, tel. (65)350 2000, fax. (65)251 6500 south africa: s.a. philips pty ltd., components division, 195-215 main road martindale, 2092 johannesburg, p.o. box 7430 johannesburg 2000, tel. (011)470-5911, fax. (011)470-5494. spain: balmes 22, 08007 barcelona, tel. (03)301 6312, fax. (03)301 42 43 sweden: kottbygatan 7, akalla. s-164 85 stockholm, tel. (0)8-632 2000, fax. (0)8-632 2745 switzerland: allmendstrasse 140, ch-8027 zrich, tel. (01)488 2211, fax. (01)481 77 30 taiwan: philips taiwan ltd., 23-30f, 66, chung hsiao west road, sec. 1. taipeh, taiwan roc, p.o. box 22978, taipei 100, tel. (02)388 7666, fax. (02)382 4382. thailand: philips electronics (thailand) ltd., 209/2 sanpavuth-bangna road prakanong, bangkok 10260, thailand, tel. (662)398-0141, fax. (662)398-3319. turkey: talatpasa cad. no. 5, 80640 gltepe/istanbul, tel. (0 212)279 2770, fax. (0212)269 3094 united kingdom: philips semiconductors limited, p.o. box 65, philips house, torrington place, london, wc1e 7hd, tel. (071)436 41 44, fax. (071)323 03 42 united states: integrated circuits: 811 east arques avenue, sunnyvale, ca 94088-3409, tel. (800)234-7381, fax. (708)296-8556 discrete semiconductors: 2001 west blue heron blvd., p.o. box 10330, riviera beach, florida 33404, tel. (800)447-3762 and (407)881-3200, fax. (407)881-3300 uruguay: coronel mora 433, montevideo, tel. (02)70-4044, fax. (02)92 0601 for all other countries apply to: philips semiconductors, international marketing and sales, building baf-1, p.o. box 218, 5600 md, eindhoven, the netherlands, telex 35000 phtcnl, fax. +31-40-724825 scd32 ? philips electronics n.v. 1994 all rights are reserved. reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. no liability will be accepted by the publisher for any consequence of its use. publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. printed in the netherlands 533061/01/1500/pp20 date of release: june 1994 document order number: 9397 736 20011

▲Up To Search▲

Price & Availability of SAA5233

	To Download SAA5233 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .